2023 2024 Student Forum > Management Forum > Main Forum

4th August 2014, 07:56 AM
Steel Authority of India Ltd – SAIL Management Trainee last year question papers

Will you please share with me the Steel Authority of India Ltd – SAIL Management Trainee last year question papers?
Similar Threads
SAIL Management Trainee Question Papers PDF
Sail Management Trainee Previous Year Papers
Previous year question papers of SAIL Management Trainee for electronics
Reference books for the exam of Management Trainee of Steel Authority of India Ltd
SAIL Last Year Papers Management Trainee
Steel Authority of India Ltd – SAIL Management Trainee Exam HR syllabus or exam patte
Reference books for the Steel Authority of India Ltd – SAIL Management Trainee exam
SAIL Management Trainee Last Year Papers
Management Trainee reference books for the exam of Steel Authority of India Ltd – SAI
Steel Authority of India Ltd - SAIL Management Trainee Computer Science Engineering p
SAIL Management Trainee question papers
Steel Authority of India Limited Management Trainee Papers
Steel Authority of India Ltd – SAIL Management Trainee previous year question papers
Previous year papers of Steel Authority of India Ltd Operation Cum Technician Trainee
Steel Authority of India Ltd – SAIL Management Trainee Electrical previous year paper
Steel Authority of India Ltd – SAIL Management Trainee reference books
Steel Authority of India Ltd – SAIL Operator cum Technician Trainee syllabus
Previous year placement question papers of Steel Authority of India Ltd - SAIL
Steel Authority of India Ltd – SAIL Management Trainee syllabus
4th August 2014, 09:11 AM
Super Moderator
Join Date: Apr 2013
Re: Steel Authority of India Ltd – SAIL Management Trainee last year question papers

As you want to get the Steel Authority of India Ltd – SAIL Management Trainee last year question papers so here it is for you:

1. In a communication system, noise is most likely to get into the system
(A) at the transmitter
(B) in the channel
(C) in the information source
(D) at the destination
2. When modulation frequency is doubled, the modulation index is halved, and the modulating voltage
remains constant, the modulation system is
(A) amplitude modulation
(B) phase modulation
(C) frequency modulation
(D) angle modulation
3. Impedance inversion may be obtained with
(A) a short – circuited stub
(B) an open – circuited stub
(C) a quarter – wave line
(D) a half – wave line
4. HIGH frequency waves are(A) observed by the F2 layer
(B) reflected by D layer
(C) capable of use for long-distance communication on the moon
(D) affected by the solar cycle
5. Which one of the following terms does not apply to the Yagi-uda array
(A) Good band width
(B) Parasitic elements
(C) Folded diploe
(D) High gain
6. A duplexer is used
(A) to couple two different antennae to a transmitter without mutual interference
(B) to allow one antenna to be used for reception or transmission without mutual interference
(C) to prevent interference between two antennae when they are connected to receiver
(D) to increase the speed of the pulses in pulsed radar
7. Indicate which of the following system is digital
(A) Pulse – Position modulation
(B) Pulse – Code modulation
(C) Pulse – Width modulation
(D) Pulse – Frequency modulation8. A forward error correcting code corrects errors only
(A) requiring partial retransmission of the signal
(B) requiring retransmission of entire signal
(C) using parity to correct to errors in all cases
(D) requiring no part of the signal to be transmitted
9. A typical signal strength received from a geosynchronous communication satellite is of the order of
(A) a few milli watts
(B) kilo watts (C) watts
(D) few pico watts
10. Telephone traffic is measured
(A) with echo cancellers
(B) by the relative congestion
(C) in terms of the grade of service
(D) in erlangs
11. Positive logic in a logic circuit is one in which
(A) logic 0 and 1 are represented by 0 and positive voltage respectively
(B) logic 0 and 1 are represented by negative and positive voltages respectively(C) logic 0 voltage level in higher than logic 1 voltage level
(D) logic 0 voltage level is lower than logic 1 voltage level
12. A half-adder can be made from
(A) two NAND gates
(B) a NOT gate and an OR gate
(C) an AND gate and an OR gate
(D) an AND gate and an X-OR gate
13. Which of the following devices has its characteristics very close to that of an ideal current source.
(A) Field effect transistor
(B) Transistor in common bas mode
(C) Zener diode
14. The main use of a common base transistor amplifier is
(A) as voltage amplifier
(B) current amplifier
(C) for matching a high source impedance to a low load impedance
(D) for rectification of a.c. signal
15. A class-B amplifier is biased(A) Just at cut-off
(B) nearly twice cut-off
(C) at mid point of load line
(D) so that IB equals jut IC
16. If the peak transmitted power in a radar system is increased by a factor of 16, the maximum range
will be increased by a factor of
(A) 2 (B) 4 (C) 8 (D) 16
17. A high PRF will (indicate the false statement)
(A) make the returned echoes easier to distinguish from noise
(B) make target tracking easier with conical scanning
(C) increase the maximum range
(D) have no effect of the range resolution
18. A solution to the “blind speed” problem in a radar system is to
(A) change the Doppler frequency
(B) vary the PRF
(C) use mono pulse
(D) use MTI
19. The number of active picture elements in a television image depends on(A) fly back time
(B) CRT screen size
(C) received band width
(D) FB ratio of receiver antenna
20. In a colour TV, the three primary colours are
(A) red, orange and blue
(B) red, blue and green
(C) red, green and yellow
(D) red, orange and green

Q. Power diode is generally made from
a) Silicon
b) Germanium
c) Both
d) None of these
Q. When the both junction of NPN diode is reverse biased, then the diode is in which mode
a) Active
b) Cutoff
c) Saturation
d) inverted
Q. Which transistor mode gives the inverted output
a) Common Emitter
b) Common Base
c) Common Collector
d) None of these
Q. Which coupling gives the higher gain in case of amplifier
a) Capacitor coupling
b) Impedance coupling
c) TransformercouplingQ. Which distortion is least objectionable in audio amplification
a) Phase
b) Frequency
c) Harmonic
d) Intermediation
Q. A narrow band amplifier has a band pass nearly…………of central frequency
a) 33.3%
b) 10%
c) 50%
Q. Phase shift oscillator consists
a) RL
b) RC
c) RLC
Q. Multivibrater Produces
a) Sine wave
b) Square wave
c) Smooth wave
d) sawtooth
Q. Convert the 101101 Binary number into octal no
a) 65b) 55
c) 51
d) 45
Ans: 55
Q. 10 in BCD
a) 10100
b) 1100
c) 010111
d) None of these
Ans: None of these
Q. Which PNP device has a terminal for synchronizing purpose
a) SCS
b) Triac
c) Diac
d) SUS
Q. Addition of indium in semiconductor crystal makes
a) PNP
b) NPN
Q. Free electron exists in which banda) 1
b) 2
c) 3
d) Conduction band
Q. Ripple factor of half wave rectifier
a) 1.21
b) 0.48
c) 0.5
Q. Transistor that can be used in enhancement mode
a) NPN
b) UJT
Q. Following contributes to harmonic distortion in Amplifier
a) +Ve feedback
b) –Ve feedback
c) Defective active device
Q. High cutoff frequency
a) CB
b) CC
c) CEQ. Which is used as data selector?
a) Encoder
b) Decoder
c) modulator
d) Demodulator
Q. Read write capable memory
a) RAM
b) ROM
c) Both
d) None of these
Q.the radix or base of hexadecimal number system is -----------
a) 8
b) 16
c) 5
d) none of these
Ans: 16
Q.the no of 1’s in the binary representation of the expression 162*9+162*7+16*5+3 are
a) 10
b) 23
c) 6d) 4
Q. the no of latches in F/F are -------
a) 1
b) 2
c) 3
d) 4
Q.how many flip-flops are required to construct Mod -12 counter
a) 5
b) 4
c) 12
d) none
Ans: 4
Q. which logic gate has the output is compliment of its input ----------
a) OR
b) AND
c) NOT
d) X-OR
Ans: NOT
Q.no.of 2-input multiplexers needed to construct a 210 input multiplexer…….a) 12
b) 31
c) 20
d) 16
Q.By adding inverters to the inputs and output of a AND gate we can obtain ……………
a) OR
b) AND
c) NOT
d) X-OR
Ans: X-OR
Q.how many NAND gates are needed to realize OR gate --------------
a) 1
b) 2
c) 3
d) 4
Ans: 3
Q.which is the first integrated logic family ---------------
a) RTL
b) DTL
c) TTLd) none of these
Q. Which logic gate has output high if and only if all inputs are low ---------?
a) NOR
c) X-NOR
d) AND
Q.According to Boolean algebra 1+A+B+C =
a) A
b) A+B+C
c) 1
d) none of these
Ans: 1
Q. If a=0x6db7 and b=0x2ae9 then what is the value of a”b--------------
a) binary number for 1001.1101?
b) decimal number for 19?
c) excess-3 code for 29?
Q.what is the value of A'+1 ?
a) Ab) A'
c) 1
d) none of these
Ans: 1
Q.2 in 4 bit number one bit indicates sign of the number then the locations are from
a) -8 to 8
b) -7 to 7
c) -16 to 16
d) None
Q.Avalanche photo diode is used when compared to PIN diode bcz
a)larger band width
b)high sensitivity
Q.some non zero DC voltage is to RC low pass circuit then the DC voltage in the output contains
a) Same as in input
b) Higher than input
c) Zero
d) Slightly increases
Q.if the output of the gate is always high then the gates applied to this logic are 0,0a) NAND and EX-NOR
b) NAND and NOR
c) AND and X-NOR
d) OR and XOR
Q.Thermal Run away is not possible in FET bcz the flow of
a)minority careers
Ans : minority careers
Q.which of the following is/are true about 1's and 2's compements:
i)In 1's complement form. 0 has two representations
ii)in 1's complement, the magnitude of lowest number is equal to the magnitude of highest number
iii)In 2's complement, 0 has two representations
a) i only
b) i and ii
c) iii only
d) all of theseQ.In the hybrid parameter model of a transistor reverse transfer voltage ratio and forward transfer
current ratio are respectively given by:
a) h11 and h21
b) h12 and h11
c) h21 and h11
d) None of these
Q.The largest negative no can be represented with 8 bits in 2's compliment representation?
Ans: -128
Q. How many NAND gates required to implement AB+CD+EF
a) 1
b) 2
c) 3
d) 4
Ans: 4
Q. Transparent latch is seen in which type of flip flop
a) SR FF
b) D FFc) JK FF
d) D FF
Ans: D FF
Q. Odd parity generator uses which logic?
a) Digital
b) Analog
c) Sequential
d) none
Q. Which type of ADC is fastest?
b) Counter type
c) Intigrated type
d) Flash
ANS: Flash/Parallel
Q. Which one of the following is fastest read/writable memory?
c) Flash
d) noneAns: Flash
8. In array programming which one is used
d) None
Q.Which one of the following has high I/p impedance
a) CC
b) CB
c) CE
d) None
Q. The maximum time allowed time for each flip flop for a mod 10 synchronous counter if each flip flop
delay is 25ns.
a) 25 ns
b) 50 ns
c) 100 ns
d) none
Q. The resolution for a DAC is given by 0.4% then no. of bits of DAC is
a) 8- bits
b) 16- bits
c) 32- bits
d) noneAns: 8- bits
41) The chip capacity is 256 bits, then the no.of chips required to build 1024 B memory Is
a) 32
b) 16
c) 15
d) 4
Q. Which of the following are correct?
1)A flip-flop is used to store 1-bit of information
2)Race around condition occurs in JK flip flop when both the inputs are 1
3)Master slave flip flop is used to store 2 bits of information
4)A transparent latch consists of a D- flip flop
a) 1,2,3
b) 1,3,4
c) 1,2,4
d) 2,3,4
Ans: 1,2,4
Q. output resistance of ideal OP AMP is
a) 0
b) 1c) infinite
d) very high
ANS: 0
Q. CMRR of an OP AMP is given as 80db and Ad is 20000.Value of Acm will be
a) 4
b) 8
c) 2
d) 1
Ans: 2
Q.Si,Ge lie in ........block of periodic table
a) III
b) V
c) IV A
d) IV B
Ans: IV A
Q.to obtain 10 mV resolution on 5 V range how many bit DAC is to be used
a) 4
b) 8
c) 16d) 32
Q.% resolution of a 10 bit ADC
a) 1.588%
b) 0.392%
c) 0.0978%
d) 0.0244%
Ans: 0.0978%
Q.Efficiency of half wave rectifier
a) 45%
b) 50%
c) 86%
d) 100%

Quick Reply
Your Username: Click here to log in


Thread Tools Search this Thread

All times are GMT +5. The time now is 05:02 AM.

Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2024, vBulletin Solutions Inc.
SEO by vBSEO 3.6.0 PL2

1 2 3 4