2023 2024 Student Forum > Management Forum > Main Forum

 
  #2  
17th January 2017, 09:18 AM
Super Moderator
 
Join Date: Aug 2012
Re: IAS Jump Instruction

The IAS machine was the main electronic PC to be worked at the Institute for Advanced Study (IAS) in Princeton, New Jersey, U.S. It is once in a while called the von Neumann machine, since the paper portraying its plan was altered by John von Neumann, a science educator at both Princeton University and IAS.

The IAS machine was a paired PC with a 40-bit word, putting away two 20-bit directions in every word. The memory was 1024 words (5.1 kilobytes). Negative numbers were spoken to in "two's supplement" arrange. It had two broadly useful registers accessible: the Accumulator (AC) and Multiplier/Quotient (MQ). It utilized 1700 vacuum tubes (triode sorts: 6J6, 5670, 5687, a couple of diodes: sort 6AL5, 150 pentodes to drive the memory CRTs, and the 40 memory CRTs).

Maybe you've never given much thought to it, however have you considered what it implies for the control stream of a program to "hop". Do you review what your instructor said when you figured out how an if-else proclamation functioned? Maybe the instructor brought up that if a condition was valid, then the control stream went into the if-body, and if the condition was false, the control stream went into the else-body.

This was likely exhibited by indicating at some code on a board or a power point slide, or maybe by utilizing a debugger.

In any case, those bounced must be actualized, and "hopping" is excessively theoretical an idea.

This is what happens. Anytime, you are executing some guideline. This direction shows up in memory at some address. The shrouded enroll PC (the program counter) stores the address of the guideline that is as of now being executed.

At the point when a contingent hop happens, a condition is checked. In the event that the condition is valid, then the hop happens. A bounce implies redesigning the PC with the guideline to execute, which thus causes that direction to be brought and run. In the event that the condition is false, then the direction at PC + 4 is executed. PC + 4 is the address of the following direction in memory. We include 4 rather than 1 in light of the fact that every address in memory stores one byte and every MIPS guideline requires four bytes of memory.

An unequivocal bounce dependably happens. There is no conditions to check.

A restrictive bounce is known as a branch in MIPS.

Jump instructions

Consider these several jump instructions, and also about slt, which is used to implement certain branches that don't exist as instructions MIPS.

These are the list of instructions
• beq Branches if the quantities of two registers are equal.
• bne Branches if the quantities of two registers are NOT equal.
• bgtz Branches if a quantity in a register is greater than zero (quantity is 32 bit, 2C).
• bgez Branches if a quantity in a register is greater than or equal to zero (quantity is 32 bit, 2C).
• bltz Branches if a quantity in a register is less than zero (quantity is 32 bit, 2C).
• blez Branches if a quantity in a register is less than or equal to zero (quantity is 32 bit, 2C).
• j Jump to an address
• jr Jump to an address stored in a register
• jal Jump to an address, and store the return address in a register.
• jalr Jump to an address stored in a register, and store the return address in another register.


Quick Reply
Your Username: Click here to log in

Message:
Options

Thread Tools Search this Thread



All times are GMT +5. The time now is 10:10 PM.


Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2024, vBulletin Solutions Inc.
SEO by vBSEO 3.6.0 PL2

1 2 3 4