CHENDU COLLEGE OF ENGINEERING & TECHNOLOGY

(Approved by AICTE, New Delhi and Affiliated to Anna University) Zamin Endathur, Madurantakam, Kancheepuram District – 603311.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VLSI LAB MANUAL

VI SEMESTER ECE



Specify the project nam Xilinx - ISE - EXCAD Backup File Edit View Project Source Pr	e and locatio	n and say <i>I</i>	VEXT		
Tile Edit View Project Source Pro	WEDL TEST CODES white				
	ocess Window Help	rom_rilev-rom_rile.ise			
Sources	× # # # # # #	A 🛛 🔺 🕺 🖻	👔 🖄 🖓 🦄 keyre	<u>, N</u> 16 E	3 0 🗗 💡
No project is ope	n				
Select: File->Open Project					
or File->New Project	🗾 New Project Wizard	- Create New Project			3
	Enter a Name and Locatio	n for the Project	Project Location		
📑 Sources 👩 Snapshots 👔	HALFADDER		E:\HALFADDER		
Processes					
No flow available	Select the Type of Top-Le Top-Level Source Type:	vel Source for the Project			
	HDL				
	More Info		< Back	Next > Cancel	
Eff Processon					
Select Device. Use the	Warnings 🛛 😹 Find in Files	ow to selec	t the Value f	or each Prop	perty Na
Select Device. Use the p in the field to access the XIIInx IST EXHALFADDERHA FIE Edk View Project Source Proces	Warnings Find in Files pull-down arr pull-down l PADDR. ise s Window Help a day be for the file for the	ow to selectist.	t the Value f	or each Prop	perty Na
Select Device. Use the p in the field to access the in the field to access the in the field to access the in the field to access the in the field to access the in the field to access the in the field to access the fie	Warnings 译 Find in Files oull-down arr e pull-down l LFADDER.ise s Window Heb 3 發武武武武二 20	ow to selectist.		or each Proj	perty Na
Select Device. Use the p in the field to access the in the field to access the interval to access the interval to access the interval to access the interval to access the interval to access the interval to access	Warnings 译 Find in Files oull-down arr e pull-down l LFADDER ise s Window Help 合 發 武 武 武 武 承 译 文	ow to selectist.	ct the Value f	or each Prop	perty Na
Select Device. Use the p in the field to access the with rest of the project source Proces No project is open Select File Den Project	Warnings Find in Files	row to select ist.	ct the Value f	or each Prop	perty Na
Select Device. Use the p in the field to access the in the field to access the field to access the in the field to access the field to access the field to access the in the field to access the fiel	Warnings 译 Find in Files Coull-down arr Coull-down arr Coull-down l LFADDER ise S Window Help A 後文武武文文 2 2	Yow to select ist.	ct the Value f	or each Proj	perty Na
Select Device. Use the p n the field to access the willow ist exhibition of the field to access the willow ist exhibition of the field Wew Project Source Proces Sources No project is open Select Field New Project of Field New Project	Warnings Find in Files	ow to select ist.	ct the Value f	or each Prop	perty Na
Select Device. Use the p n the field to access the No project is open Sources No project is open Fie>New Project Fie>New Project	Warnings Find in Files	Yow to select ist.	et the Value f	or each Prop	perty Na
Select Device. Use the p n the field to access the extension is certal property Fie Edit View Project Source Process No project is open Sources No project is open Fie-New Project or Fie-New Project No flow available.	Warnings 译 Find in Files Coull-down arr Coull-down arr Coull-down l C	vice Properties write Properties write Broperties write Broperi	ct the Value f	or each Proj	perty Na
Select Device. Use the p in the field to access the withow ist exhaust and reference Project of Field Reproject of Field New Project of	Warnings Find in Files	ow to select ist. vice Properties ow for the Project Value A Southand MC35400 P208 4	ct the Value f	or each Proj	perty Na
Select Device. Use the p n the field to access the No project is open Select Fie-New Project Fie-New Project F	Warnings Find in Files UIII-down arr pull-down arr pull-down lep with the second seco	vow to selectist.	et the Value f	or each Prop	perty Na
Select Device. Use the p in the field to access the sources of the project source proces Sources No project is open Select Fie>Deen Project of Fie>New Project Sources No flow available.	Warnings Find in Files Understand	vice Properties wice Properties wice Properties wice Broperties wice B	eriog)	or each Proj	perty Na
Select Device. Use the p n the field to access the end of the field to access the sources No project is open Fie-Deen Project of Fie-Deen Project of Fie-Deen Project of Fie-Deen Project of Fie-Deen State No flow available.	Warnings Find in Files	vise Properties ow for the Project Value Value All Spontand XC35400 P4208 44 HDL XST (MHDL/Vellog) ISE Simulator (VHDL/V Navy	ct the Value f	or each Proj	perty Na
Select Device. Use the p n the field to access the No project is open Select Fie>New Project Fie>New Project F	Warnings Find in Files	ist. vice Properties wice Properties wide the Project Value All Sponten 3 XC35400 P4208 4 HDL XST (MHDL/Verlog) ISE Simulator (MHDL/V ISE Simulator (MHDL/V) ISE Simulator (MHDL/V) I	et the Value f	or each Prop	perty Na
Select Device. Use the p n the field to access the relative roject Source Proces Source No project is open Select Fie->Der Project Fie>>Der Project Fie>>Der Project Fie>>Der Project No flow available.	Warnings Find in Files	Vice Properties wire Properties wire Properties Wale All Spatian3 XC35400 P0208 4 HDL XST (VHDL/veilag) ISE Smulator (VHDL/v ise	eriog)	or each Proj	perty Na





Step 6	Creating a test be	ench file					
	Verify the operat	ion of your de	sign before	you imple	ement it a	s hardware.	Simulation
	can be done using	g ISE simulato	or. For this	click on th	e symbol	of FPGA de	evice and then
	right click \rightarrow Clic	ck on new sout	rce → Test I	Bench Wav	veform an	d give the n	ame \rightarrow Select
	entity \rightarrow Finish.						
	Xilinx - ISE - D: W	IODE-13\IMP_CODES\HA	LHADDERVHALHAD	DER.ise - [half_ac	dder.vhd]		
		D I 📑 🏹 🖸 🏙 🕄			10 01	🖄 😹 clk	
	88800	PPEEII	= = 2 A %	* * • * [] ii (⊒))X	1000 💟 ns	
	Sources	New Source Wizard - Se	elect Source Type				
		BMM File					
	🖃 🋄 xc3s400-4p	IP (Coregen & Architecture \ MEM File	√izard)				
		Schematic Implementation Constraints I	ile				
	Sources 6	State Diagram		<u>File name:</u>			
	Processes	User Document		hal fadder tbw.tb	W		
	Processes:	Verilog Test Fixture		E:\\HALHADDE	R		
	Create N	VHDL Module VHDL Library		·			
	The Second Secon	VHDL Package VHDL Test Bench					
	🕀 🏄 User Cor						
				Add to project	ot		
	Processes	More Info		< Bac	k <u>N</u> ext>	Cancel	
	× Process "Syn	nthesize" complete	d successfully	,			
	cupt	111					
	E Console 😢	Errors 🔥 Warnings	祸 Find in Files	<u></u>			
						Ln 41 Col 18 CAPS	NUM SCRL VHDL
	🤳 start 🥥 🥭	1 🕑 🎽 📑 Short	impa	🏹 Web 🛛 🖳 🖸	DSP 🛛 🚾 Xi	linx 🦉 IM_O	11:19 AM
	Select the desired	l parameters f	or simulatii	ng your des	sign. In th	is case com	binational
	circuit and Simul	ation time.					
	File Edit View Pro	🚾 Initial Timing and O	llock Wizard - Initi	alize Timing			
		φ		i]	
	16 B D D 9		Maximum		inimum input 📦		
	Sources		output delay		setup		
	Sources for: Synthesis/		Clock	Cla	ock 📥		
	🖃 🛄 xc3s400-4pq208		high for	low	v for		
	••••••••••••••••••••••••••••••••••••••	Clock Timing Information	out Satup Time!! and	Clock Information	A		
		outputs are checked at "	Output Valid Delay".	 Single Clock Multiple Clock 	A		
	Sources 👸 Si	 Rising Edge 	Falling Edge	 Combinatorial I 	(or internal clock)		
	Processes	O Dual Edge (DDR or (DET)	Carlie 1 1 1			
	- Add Existing §	Clock High Time 100	ns	Inputs are assigned	ig information d, outputs are decor	led then	
	Create New S	Input Setup Time 15	ns	checked. A delay assignment/check	between inputs and ing conflicts.	outputs avoids	
	🕀 🎽 Design Utilitie	Output Valid Delay 15	ns	Check Outputs 50	0 ns After Input	s are Assigned	
	🕀 🎾 User Constrai	Offset 0	ns	Assign Inputs 50	0 ns After Outpu	uts are Checked	
	Shirthesize - /	Global Signals					
	Contraction of the second seco	PRLD (CPLD)	GSR (FPGA)	Initial Length of Te	me Scale: no	ns	
	¥ Entitu zha	High for Initial: 100	ns	Add Asynchro	nous Signal Support		
	E Encrey (na.						
	Console	More Info		< <u>B</u> ack	<u> </u>	Cancel	
	🔒 start 🔵 🧕	1 🕑 🎽 📑 Sh	🔩 iMP 🙆 V	Ve 📴 DS	😹 Xilin	🦉 IM 🛛 🚾 Initi	3 11:20 AM

Step 7:	Simulate the code											
-	Simulation Tools											
	ISE tool supports the following simulation tools:											
	• HDL Bencher is an automated test bench creation tool. It is fully integrated with											
	Project Navigator.											
	ModelSim from Model Technology, Inc., is integrated in Project Navigator to											
	simulate the design at all steps (Functional and Timing). ModelSim XE	the Xilin										
	Edition of Model Technology, Inc.'s ModelSim application, can be inst	alled from										
	the MTI CD included in your ISE Tool	0										
	In source Window from the Drop-down menu select Behavioural Simulation	n to view										
	the created test Bench file.											
	X11inx - ISE - DrWODE-13\IMP_CODES\HALHADDER\HALHADDER.ise - [hal fadder tbw.tbw*]	_ 7 🗙										
	The Edit View Project Source Process Test Bench Simulation Window Help											
	:::::::::::::::::::::::::::::::::::::											
	Sources Single Marker End Time											
	Sources for: Synthesis/Implementato	900 ns										
FOR	Sources 📸 Snapshots											
SIMULA	TION y of hal fadder tow:											
	half_adder											
		1000										
	🖌 Hierarchy - hal fadder tbw.tbw.											
	<pre>x Entity <half_adder> (Architecture <behavioral>) compiled.</behavioral></half_adder></pre>											
	🚊 📋 Console 🛛 🐼 Errors 🔥 Warnings 🛛 🙀 Find in Files											
	Places a single marker on the waveform											
	Statu Statu Short Short MPA DSP Month Short M IM_O C11 1	11:22 AM										
	Click on test bench file. Test bench file will open in main window. Ass	gn all the										
	signals and save File. From the source of process window. Click on S	ımulate										

<i>.</i>	800 V t A A 1	PPXX		X 10	00	ns 🔽			
Source	es for Behavioral Simulation	End Time:							
	HALHADDER	1000 ns		100 ns	300	ns 500	ns 70	0 ns 90	0 ns
- C	🛛 xc3s400-4pq208	A D A	0						
	half_adder - Behavioral (half_d	NDB	1						
	hal - fadder (hal fadder tbw.tbv		0		-				
			0						
	View Generated Test Benc Add Test Bench To Project Xilims ISE Simulator Generate Expected Sir Simulate Behavioral Mc	<u>- 111</u>							
-	Processes Hierarchy	💫 half_adder 🛛 🔊	Design Summ	ary 🎦 I	hal fadder i	tbw			
Transcript ×	Console 😵 Errors 🔥 War	ings 🛛 🙀 Find in F	i <mark>les</mark>			ladacaan dadacaan da	ánánan na ánán án án na f	adan da	

Verify your design in wave window by seeing behaviour of output signal with respect to input signal. Close the ISE simulator window

















PROGRAMMING THE PROM

Note: Check the Jumper setting on the board. Refer the Chapter <u>jumper Setting</u> Similar to Step 12.Initialize chain through iMPACT. PROM and FPGA devices on board are seen .Assign the generated mcs file and bit file as desired. Right click the PROM symbol and say <i>PROGRAM.

🛃 iMPACT - [Boundary Scan]						_ 7 🗙
鸀 File Edit View Operations Optic	ons Output Debug Window H	Help				. B X
Prove X Beundary Scan StatemActe StatemActe PRDM File Formatter	TDI	2 :6 K? Emar xc3s400 file ?				
MPACT Modes MRACT Processe Available Operations are: Program Verity Erase Blank Check Get Device ID Get Device Checksum Get Device Signature/Usercode Validate Usercode Check Idcode		Program Verfy Ersen Blank Check Readback Get Device ID Get Device Signature[I, Assign New Configurat	Jsercode Jon File			
MPACT Process Operations	鸀 Boundary Scan					
X '1': Loading file 'E done. // *** BATCH CHD : s Cuput Enor Warning	:/HALFADDER/HALF_ADD etAttribute -positic)ER.mcs' on 1 -attr packa	geName -value "(n	null)"		
Select all devices in the chain	1.0	Y	T	r	Configuration Par	allel III 200 KHz LPT1
Start 2 Microsoft	🔹 🛄 3 Windows E 🔹	🦉 untitled - Paint	Xilinx - ISE - E:	S IMPACT	🛃 iMPACT - [Bou	🛞 🛃 📶 1:48 PM

Now, whenever the board is powered on in master serial mode, FPGA is configured through PROM automatically.

🖶 iMPACT - [Boundary Scan]						_ 7 X
Sile Edit View Operations Options Output	it Debug Window Help					JUX
Pre Edit View Operations Opports Output Provs SelectMAP Splextop Configuration SystemACE PROM File Formatter	I III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	×c33400				کا تالی
MPACT Modes MPACT Processes Available Operations are: Program Verity Trase Blank Check Readback Get Device Devices Get Device Checksum Get Device Signature/Usercode Check Idcode	nan_acaer.mcs		Program S	ucceeded		
iMPACT Process Operations	ndary Scan					
× Programming completed succe PROGRESS_END - End Operation Elapsed time = 30 sec.	essfully. on.	na n		ากการกระจะเหตุการกระจะการ		
Select all devices in the chain					Configuration	Parallel III 200 KHz LPT1
🛃 stant 🛛 📈 2 Microsoft 🔸 🕻	🗋 3 Windows E 👻 🦉	untitled - Paint	Xilinx - ISE - E:	MPACT	📑 MPACT - [Bou	🍥 🗾 🎢 🛛 1:49 PM

Date :

Full Adder

Aim:

Realize the full adder using Verilog.

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

A combinational circuit that performs the addition of three bits is called a half-adder. This circuit needs three binary inputs and produces two binary outputs. One of the input variables designates the augend and other designates the addend. Mostly, the third input represents the carry from the previous lower significant position. The output variables produce the sum and the carry.

The simplified Boolean functions of the two outputs can be obtained as below:

Sum S = x (+) y (+) z Carry C = xy + xz + yz Where x, y & z are the two input variables.

Procedure:

- 1. The full-adder circuit is designed and the Boolean function is found out.
- 2. The Verilog Module Source for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

Program:

//Gate-level description of Full Adder using two Half Adder //Description of Half Adder module halfadder(s,co,x,y); input x,y; output s,co; //Instatiate primitive gates xor (s,x,y); and (co,x,y); endmodule //Description of Full Adder module fulladder(s,co,x,y,ci); input x,y,ci;

output s,co; wire s1,d1,d2; //Outputs of first XOR and AND gates //Instantiate Half Adder halfadder ha_1(s1,d1,x,y); halfadder ha_2(s,d2,s1,ci); **or** or_gate(co,d2,d1); endmodule //Stimulus for testing Full Adder **module** simulation; **reg** x,y,ci; wire s,co; //Instantiate Full Adder fulladder fa_test(s,co,x,y,ci); initial begin x=1'b0; y=1'b0; ci=1'b0; #100 x=1'b0; y=1'b0; ci=1'b1; #100 x=1'b0; y=1'b1; ci=1'b0; x=1'b0; y=1'b1; ci=1'b1; #100 #100 x=1'b1; y=1'b0; ci=1'b0; #100 x=1'b1; y=1'b0; ci=1'b1; x=1'b1; y=1'b1; ci=1'b0; #100 x=1'b1; y=1'b1; ci=1'b1; #100 end endmodule

Diagram:



Waveform:



Waveform:

Now			51	1.5			
1000 ns		40)0 	6(800 	
o 🛛	1						
oli s	0						
ol 🛛	1						
<mark>ð 1</mark> x	1						
ol y	0						

Result:

Thus the logic circuit for the Full adder is designed in Verilog HDL and the output is verified.

Expt . No: 2 Date :

Design of 8 Bit Adders

1. DESIGN of RIPPLE CARRY ADDER using VERILOG HDL

Aim:

To Design Ripple Carry Adder using Verilog HDL

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

The *n*-bit adder built from n one –bit full adders is known as ripple carry adder because of the carry is computed. The addition is not complete until $n-1^{th}$ adder has computed its S_{n-1} output; that results depends upon ci input, n and so on down the line, so the critical delay path goes from the 0-bit inputs up through c_i 's to the *n-1* bit.(We can find the critical path through the n-bit adder without knowing the exact logic in the full adder because the delay through the n-bit adder without knowing the exact logic in the full adder because the delay through the n-bit carry chain is so much longer than the delay from a and b to s). The ripple-carry adder is area efficient and easy to design but it is when n is large.It can also be called as cascaded full adder.

The simplified Boolean functions of the two outputs can be obtained as below:

Sum $s_i = a_i \text{ xor } b_i \text{ xor } c_i$ Carry $c_{i+1} = a_i b_i + b_i c_i + a_i c_i$ Where x, y & z are the two input variables.

Procedure:

1The full-adder circuit is designed and the Boolean function is found out.2.The Verilog Module Source for the circuit is written.3.It is implemented in Model Sim and Simulated.4.Signals are provided and Output Waveforms are viewed.

Circuit diagram:



<u>Ripple carry adder using verilog code:</u>

module ripplecarryadder(s,cout,a,b,cin); output[7:0]s; output cout; input[7:0]a,b; input cin; wire c1,c2,c3,c4,c5,c6,c7; fulladd fa0(s[0],c1,a[0],b[0],cin); fulladd fa1(s[1],c2,a[1],b[1],c1); fulladd fa1(s[1],c2,a[1],b[1],c1); fulladd fa2(s[2],c3,a[2],b[2],c2); fulladd fa3(s[3],c4,a[3],b[3],c3); fulladd fa4(s[4],c5,a[4],b[4],c4); fulladd fa5(s[5],c6,a[5],b[5],c5); fulladd fa6(s[6],c7,a[6],b[6],c6); fulladd fa7(s[7],cout,a[7],b[7],c7);

endmodule module fulladd(s,cout,a,b,cin); output s,cout; input a,b,cin; wire s1,c1,c2; xor(s1,a,b); xor(s,s1,cin); and(c1,a,b); and(c2,s1,cin); xor(cout,c2,c1); endmodule

Waveform of ripple carry adder:

Now			14	8.0											
1000 ns		o	I	20	0		40	10	I	60 I	0		80)0 	
all cout	1														
🗖 🚮 s(7:0)	8'h76	8'h11));), 8'	76	8'h75	x.x	8'h40	8"h3F	(;)	8'h7A	8'h79	έ. <u>χ</u>	8'h44	(8'h43	χ. <u>χ</u>
T] [7]	0														
6]	1					\Box									
6]	1														
6 [4]	1														
<mark>6</mark> .[] [3]	0					Π									
<mark>6</mark> .[[2]	1														
<mark>ə</mark> ,1 [1]	1					Π									
<mark>ə</mark> ,([0]	0														
👌 🛛 cin	1														
🗉 🚮 a(7:0)	8'hF1	8'h10	X	8'hF1		X	8'h0C		C	8'hF9			8'h38		χ ε
🗉 🚮 b[7:0]	8'h84	8'h01	X	8'h84		X	8'h33		C	8'h80		$\langle -$	8'h0B		Х 8
30 DUTY_CYCLE	0.5								0.	.5					
🗉 😽 OFFSET[31:0]	3							32'h	000	00000					
🗉 🚮 PERIOD[31:0]	3							32'h	000	000008					

Test bench wave form of ripple carry adder:

End Time: 1000 ns			100 I	30	00 I	5	500 	7	00 I	900
🔊 cin	0									
🗆 📈 a(7:0)	8'h78	(8°h10)	8'hF1	χ	8'hOC	X		π χ	8'h38	
3 <mark>11</mark> a[7]	0									
🎝 a[6]	1									
),]] a[5]	1									
}_1 a[4]	1									
<mark>}]]</mark> a[3]	1									
), 1 a[2]	0									
]]] a[1]	0									
<mark>),]]</mark> a[0]	0									
🗆 📈 b[7:0]	8'hB8	(8"h01)	8'h84	X	8'h33	X	8'h8() χ	8'h0B	8148
<mark>}_1</mark> b[7]	1									
]]] b[6]	0									
🎝 b[5]	1									
] b[4]	1									
<mark>}_1</mark> b[3]	1									
<mark>}_1</mark> b[2]	0									
b[1] b[1]	0									

RESULT:

Thus the logic circuit for the Ripple carry adder is designed in Verilog HDL and the output is verified.

Date :

Design of 8 Bit Adders

2.DESIGN CARRY SAVE ADDER USING VERILOG HDL

<u>Aim:</u>

To design Carry Save Adder using Verilog HDL

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

Carry save adders are suitable when three or more operands are to be added, as in some multiplication schemes. In this adder a separate sum and carry bit is generated for partial results, except when the last operand is added. For example, when three numbers are added, the first two are added using a carry save adder. The partial result is two numbers corresponding to the sum and the carry. The last operand is added using a second carry save adder stage. The results become the sum and carry numbers. Thus a carry save adder reduces the number of operands by one for each adder stage. Finally the sum and carry are added using an adder with carry propagation- for example carry look ahead adder.

Procedure;

- 1. The carry save adder is designed.
- 2. The Verilog program source code for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

Carry save adder using Verilog:

module carrysaveadder(d,a,b,e);
 output [4:0]d;
 input e;
 input [3:0]a,b;
wire s1,s2,s3,c0,c1,c2,c3,c4,c5,c6,c7;

fulladder a1(d[0],c7,a[0],b[0],e); fulladder a2(s3,c6,a[1],b[1],e); fulladder a3(s2,c5,a[2],b[2],e); fulladder a4(s1,c4,a[3],b[3],e); fulladder a5(d[1],c3,c7,s3,e); fulladder a6(d[2],c2,c6,c3,s2); fulladder a7(d[3],c1,c5,s1,c2); fulladder a8(d[4],c0,c4,c1,e); endmodule

module fulladder(s,c, x,y,z);
 output s,c;
 input x,y,z;
xor (s,x,y,z);
assign c = ((x & y)|(y & z)|(z & x));
endmodule

Logic Diagram:



Waveform carry save adder:

Now: 1000 ns		o	2	00 	4	00 		600 	8	00 	
🗖 🚮 d[4:0]	5'h08	5'h00	Ś.X 5'h09	5'h08	5.X 5'h11	5'h10	ś. 5'h09	5'h08	Ś., 5'h11	5'h10	¢.X
[4]	0										
<mark>ði</mark> l [3]	1										
<mark>ðn</mark> [2]	0										
<mark>ðn</mark> [1]	0										
<mark>ðn</mark> (0)	0										
= 🚮 a[3:0]	4'h8	4'h0	4"h8	X	4'h5		4	'h8	X 4'h5		
<mark>ð</mark>]] [3]	1										
<mark>ðn</mark> [2]	0										
<mark>ð.</mark> [1]	0										
<mark>ð.</mark> [[0]	0										
= 🚮 b[3:0]	4'h0		4'h0	Х	4'hB		4	'h0	X 4"hB		
<mark>ð.</mark> [3]	0										
ð [[2]	0										
<mark>ð.</mark> [1]	0										
<mark>ði</mark> l (0)	0										
õ, e	0										
🖬 🚮 PERIOD[31:0]	3					32'h(00000008				

Test bench waveform carry-save adder:

End Time: 1000 ns		100	1	300 		500	70(I I)	900
}_I e	0								
🖃 📈 a[3:0]	4'h8	(4"h0)	4'h8		5 X	4'h8	X	4'h5	χ 4
🚺 a[3]	1								
🎵 a[2]	0								
🕕 a[1]	0								
🚺 a[0]	0								
🖃 📈 b[3:0]	4'h0		4'h0	X 4'h	в Х	4'h0	X	4'hB	χ 4
🚺 b[3]	0								
🎝 b[2]	0								
b [1]	0								
b[0] 👢	0								
🖃 💦 d[4:0]	5'h00				6	5'h00			
ՆՈ d[4]	0								
∛∏ d[3]	0								
<mark>] 1</mark> d[2]	0								
ֆլ d[1]	0								
↓] d[0]	0								

RESULT:

Thus the logic circuit for the carry save adder is designed in Verilog HDL and the output is verified.

Date :

Design of 8 Bit Adders

3.DESIGN CARRY SELECT ADDER USING VERILOG HDL

Aim:

To design a Carry Select Adder using Verilog HDL

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

Carry-select adders use multiple narrow adders to create fast wide adders. A carry-select adder provides two separate adders for the upper words, one for each possibility. A MUX is then used to select the valid result. Consider an 8-bit adder that is split into two 4-bit groups. The lower-order bits and are fed into the 4_bit adder 1 to produce the sum bits and a carry-out bit .the higher order bits and are used as input to one 4_bit adder and and $\mathcal{Y}_{11}\mathcal{Y}_{10}\mathcal{Y}_{9}\mathcal{Y}_{8}$ are used as input of the another 4_bit adder. Adder U0 calculates the sum with a carry-in of C3=0.while U1 does the same only it has a carry-in value of C3=1.both sets of results are used as inputs to an array of 2:1 MUXes .the carry bit from the adder L is used as the MUX select signal. If =0 then the results U0 are sent to the output, while a value of =1 selects the results of U1 for $\mathcal{S}_{11}\mathcal{S}_{10}\mathcal{S}_{9}\mathcal{S}_{8}$. The carry-out bit is also selected by the MUX array.

Procedure:

- 1. The carry-select adder circuit is designed and the Boolean function is found out.
- 2. The Verilog Module Source for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

carry-select adder using verilog:

module project2(s, m, x, y, z); output [0:3]s; output [1:5]m; input [0:11]x; input [0:11]y; input z; wire c0,c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,s4,s5,s6,s7,s8,s9,s10,s11;

```
fulladder f1(s[0],c0,x[0],y[0],z);
fulladder f2(s[1],c1,x[1],y[1],c0);
fulladder f3(s[2],c2,x[2],y[2],c1);
fulladder f4(s[3],c3,x[3],y[3],c2);
fulladder f5(s4,c4,x[4],y[4],c3);
fulladder f6(s5,c5,x[5],y[5],c4);
fulladder f7(s6,c6,x[6],y[6],c5);
fulladder f8(s7,c7,x[7],y[7],c6);
fulladder f9(s8,c8,x[8],y[8],~c3);
fulladder f10(s9,c9,x[9],y[9],c8);
fulladder f11(s10,c10,x[10],y[10],c9);
fulladder f12(s11,c11,x[11],y[11],c10);
muxer mu1(m[1],s4,s8,c3);
muxer mu2(m[2],s5,s9,c3);
muxer mu3(m[3],s6,s10,c3);
muxer mu4(m[4],s7,s11,c3);
muxer mu5(m[5],c7,c11,c3);
endmodule
module fulladder (s,c,x,y,z);
output s,c;
input x,y,z;
xor (s,x,y,z);
assign c = ((x \& y) | (y \& z) | (z \& x));
endmodule
module muxer (m,s1,s2,c);
output m;
input s1,s2,c;
wire f,g,h;
not (f,c);
and (g,s1,c);
and (h,s2,f);
or (m,g,h);
endmodule
```

Logic Diagram:



Waveform of carry-select adder:

Now:		237.0											
1000 ns		0	20	00 		40	0	6	00 	8	800 1 1		
õ, Z	0												
🗖 🚮 m[1:5]	5'h1E	5'h10	5'h1E		X	- 5'h05		5'h1i		5'h09)	5'h	
<mark>ð</mark>]] [1]	1												
<mark>ð</mark>]] [2]	1												
<mark>ð</mark> [] [3]	1												
ð [[4]	1												
<mark>ð</mark> [[(5]	0												
🗖 🚮 s[0:3]	4'hE	(4'h0)	ł., 4'h1	4	4'hE	4'h1	4'hE	4.X 4'h5	4'h9	X 4'h1	4'hE	\$.,X 4	
<mark>ð</mark> [[[0]	1												
ð <mark>[</mark> [1]	1												
ð [[[2]	1												
<mark>ð</mark>]] [3]	0												
😐 🚮 x[0:11]	1	12'h000	12'h21	3	X	12'hC1	D	12'h1	13	12'hE1	19	12'h	
🗉 🚮 y[0:11]	1	12'h000	12'hC2	24	X	12'h24	1	12'h8)4	12'h04	41	12'h	
🖪 🚮 PERIOD[31:0]	3						32'hC	00000C8					
DUTY_CYCLE	0.5							0.5					
🗄 😽 OFFSET[31:0]	3						32'h(0000000					

Test bench waveform of carry-select adder:

End Time: 1000 ns			100 	I	300 	I	ŧ	500 	I	700 	I	91	00
<mark>) [</mark> [8]	0					K					\		
<mark>) </mark> x[9]	0												
<mark>)]]</mark> x[10]	0												
<mark>]]]</mark> x[11]	1												
🗆 📈 y[0:11]	1	(12'h000	12	!'hC24	X	12'h241	X	12	h804	X	12'h041		12
<mark>}]]</mark> y[0]	0												
<mark>}]]</mark> y[1]	0												
<mark>)]]</mark> y[2]	0												
<mark>) [</mark> y[3]	0												
<mark>) [</mark> y[4]	0												
<mark>)]]</mark> y[5]	0												
<mark>) </mark> y[6]	0												
<mark>) [</mark> y[7]	0												
<mark>) [</mark> y[8]	0												
<mark>) [</mark> y[9]	0												
<mark>) (</mark> 10]	0												
<mark>)]]</mark> y[11]	0												
🗆 秋 m[1:5]	5'h00	\langle					5	'h00					

RESULT:

Thus the logic circuit for the carry select adder is designed in Verilog HDL and the output is verified.

Date :

Design of 8 Bit Adders

4.BCD ADDER REALIZATION IN VERILOG HDL

Aim:

To design a BCD adder circuit using Verilog HDL

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

A BCD adder is the circuit that adds two BCD digits in parallel and produces a sum digit also in BCD. The input digit does not exceed 9,the output sum cannot greater than 9+9+1=19, the 1 in the sum being an input carry. Suppose we apply two decimal digits, together with the input carry, are first added in the top 4-bit binary adder to produce the binary sum. When the output carry is equal to zero, nothing is added in the binary sum . When it is equal to one, binary 0110 is added to binary sum through the bottom 4-bit binary adder. Output generated from bottom binary adder can be ignored.

The output carry can be expressed in Boolean function

$$k = c4 + s3s2 + s3s1$$

Procedure:

- 1. The BCD adder circuit is designed and the Boolean function is found out.
- 2. The VHDL program source code for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

Bcd adder using Verilog :

module bcdadder(s,k,a,b,c,d,e);
output [4:7] s;
inout k;
input [0:3]a,b;
input c,d,e;
wire c1,c2,c3,c4,s0,s1,s2,s3,e1,e2,e3,e4;

fulladder f1(s0,c1,a[0],b[0],c); fulladder f2(s1,c2,a[1],b[1],c1); fulladder f3(s2,c3,a[2],b[2],c2); fulladder f4(s3,c4,a[3],b[3],c3); assign k=((s3 & s2) | (s3 & s1)| c4);

fulladder f5(s[4],e1,s0,d,e); fulladder f6(s[5],e2,s1,k,e1); fulladder f7(s[6],e3,s2,k,e2); fulladder f8(s[7],e4,s3,d,e3); endmodule

module fulladder(s,ca,a,b,c);
output s,ca;
input a,b,c;
xor(s,a,b,c);
assign ca=((a & b)|(b & c)| (c & a));
endmodule

Logic Diagram:



Waveform:

/bcd/a	1001	1110	1001	
/bcd/b	0110	1010	1001	
/bcd/c				
/bcd/k				
/bcd/s	1010	1100	1001	

Waveform of bcd adder:

Now					35	7.1						
1000 ns		p	20	po		40()		500		800	
										<u>_</u>		
ó, K	U											
🎛 🚮 s[4:7]	4'h9	4'h0	4.X 4"hD	4'h5	4.), 4"h!) X	4'h1	4.X 4"hD	X 4'h5	4., 4'h8	4'h0	A.X
🗖 🚮 a[0:3]	4'h1	4'h0	4'hE			4'h1		4"h	∃		4'h0	Х,
<mark>ð [</mark> [0]	0											
ð [[1]	0											
ö ,[[2]	0											
<mark>ð,</mark> [[3]	1											
🖬 🚮 b[0:3]	4'h0	4'h0	4'hC			4'h0		4"h)		4'h0	X é
<mark>ð</mark>]] [0]	0											
ð ,[[1]	0											
ö ,[[2]	0											
<mark>ð</mark>]] [3]	0											
<mark>6</mark>]] c	1											
<mark>ð [</mark> d	0											
<mark>∂</mark> ∏e	0											
🗉 🚮 PERIOD[31:0]	3						32'h	00000008				
DUTY_CYCLE	0.5							0.5				
🖽 😽 OFFSET[31:0]	3						32'h	0000000				

Test bench waveform of bcd adder:

End Time: 1000 ns			100 	:	300 I	£	500 1	1	700 1	9(00 1
<mark>µ1</mark> с	0]							
<mark>) II</mark> d	1										
N e	1										
∃ 📈 a(0:3)	4'hE	(4"h0)	4"hE	χ	4'h1	Х	4'hE	Х	(4'h	ο χ	
<mark>)]]</mark> a[0]	1										
🋺 a[1]	1										
🋺 a[2]	1										
<mark>)]]</mark> a[3]	0										
🗆 📈 b(0:3)	4'hC	(4"h0)	4'hC	χ	4'h0	Х	4'hC	Х	(4'h	0 X	
🋺 b[0]	1										
🋺 b[1]	1										
川 b[2]	0										
<mark>)]]</mark> b[3]	0										
∃ 🟹 s[4:7]	4'h0	(4	1'hO				
∖_l s[4]	0										
<mark>}]</mark> s[5]	0										
<mark>∖]</mark> s[6]	0										
<mark>}. </mark> s[7]	0										

RESULT:

Thus the logic circuit for the BCD adder is designed in Verilog HDL and the output is verified.

Aim:

Design a 4 to 1 multiplexer circuit in Verilog.

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. Multiplexing means transmitting a large number of information units over a smaller number of channels or lines. The selection of a particular input line is controlled by a set of selection lines. Normally, there are 2ⁿ input lines and n selection lines whose bit combinations determine which input is selected. A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the output lines. Multiplexer ICs may have an enable input to control the operation of the unit. When the enable input is in a given binary state (the disable state), the outputs are disabled, and when it is in the other state (the enable state), the circuit functions as normal multiplexer. The enable input (sometimes called strobe) can be used to expand two or more multiplexer ICs to digital multiplexers with a larger number of inputs.

The size of the multiplexer is specified by the number 2^n of its input lines and the single output line. In general, a $2^n - to - 1$ line multiplexer is constructed from an $n - to 2^n$ decoder by adding to it 2^n input lines, one to each AND gate. The outputs of the AND gates are applied to a single OR gate to provide the 1 - line output.

Procedure:

- 1. The multiplexer circuit is designed and the Boolean function is found out.
- 2. The Verilog Module Source for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

Truth table:

INI	PUT	OUTPUT
s[1]	s[0]	у
0	0	D[0]
0	1	D[1]
1	0	D[2]
1	1	D[3]



Multiplexer using verilog code:

module multiplexer(y,d,s); output y; **input** [3:0] d; **input** [1:0] s; wire a,b,c,e,f,g,h,i; //Instantiate Primitive gates **not** (a,s[1]); **not** (b,s[0]); **and** (c,d[0],b,a); **and** (e,d[1],s[0],a); **and** (f,d[2],b,s[1]); **and** (g,d[3],s[0],s[1]); **or** (h,c,e); **or** (i,f,g); **or** (y,h,i); endmodule //Stimulus for testing 4 to 1 Multiplexer module simulation; **reg** [3:0]d; **reg** [1:0]s; wire y;

//Instantiate the 4 to 1 Multiplexer

multiplexer mux_t(y,d,s); initial begin s=2'b00;d[0]=1'b1;d[1]=1'b0;d[2]=1'b0;d[3]=1'b0; #100 s=2'b00;d[0]= 1'b0;d[1]= 1'b1;d[2]= 1'b1;d[3]= 1'b1; #100 s=2'b01;d[0]=1'b0;d[1]=1'b1;d[2]=1'b0;d[3]=1'b0; #100 s=2'b01;d[0]=1'b1;d[1]=1'b0;d[2]=1'b1;d[3]=1'b1; #100 s=2'b10;d[0]=1'b0;d[1]=1'b0;d[2]=1'b1;d[3]=1'b0; #100 s=2'b10;d[0]=1'b1;d[1]=1'b1;d[2]=1'b0;d[3]=1'b1; #100 s=2'b11;d[0]= 1'b0;d[1]= 1'b0;d[2]= 1'b0;d[3]= 1'b1; #100 s=2'b11;d[0]= 1'b1;d[1]= 1'b1;d[2]= 1'b1;d[3]= 1'b0; end endmodule

Waveform:



Waveform of multiplexers

Nou			45	0.7					
1000 ne		40	0		60	0	80	0	
1000 113									
o l y	1								
🗖 🛃 d[3:0]	4'h4	4"hD	4"	14	4'hB	4'h8		4'h7	
<mark>ð</mark>]] [3]	0								
<mark>ð [</mark> [2]	1								
<mark>ð [</mark> 1]	0								
<mark>ð 1</mark> [0]	0								
🗖 🚮 s[1:0]	2'h2	2'h1		2'	h2		2'h	3	
<mark>ð [</mark> 1]	1								
<mark>ð [</mark> [0]	0								

Test bench waveform of multiplexers:

End Time: 1000 ns		50	150 	250 I	350 I I	450 I	550	650	750	850
<mark>}_l</mark> y	0									
🗆 ៊ d[3:0]	4'h1	< 4'h0	4'hC	X 4'h1	4'hD	(4'h2)	(4'hA)	(4'h5)	(4"hC)	4"h0 🔨
川 d[3]	0									
🅕 d[2]	0									
川 d[1]	0									
JI d[0]	1									
🗆 📈 s(1:0)	2'h1	2"h0	χ 2'h2	2'h3	2'h0	(2'h3)	(2'h1)	(2"h0)	(2'h2)	2"h0 X
川 s[1]	0									
11 s(0)	1									
					-					

<u>RESULT:</u> Thus the multiplexer is designed in Verilog HDL and the output is verified.

Date :

Design of Multipliers

1. ARRAY MULTIPLIER REALIZATION IN VERILOG HDL

Aim:

To design an array multiplier circuit for 4 inputs and 8 outputs using VHDL.

Apparatus required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

Binary multiplication can be accomplished by several approaches. The approach presented here is realized entirely with combinational circuits. Such a circuit is called an **array multiplier**.

The term array is used to describe the multiplier because the multiplier is organized as an array structure. Each row, called a *partial product*, is formed by a bit-by-bit multiplication of each operand.

For example, a partial product is formed when each bit of operand 'a' is multiplied by b0, resulting in a3b0, a2b0,a1b0, a0b0. The binary multiplication table is identical to the AND truth table.

Each product bit $\{o(x)\}$, is formed by adding partial product columns. The product equations, including the carry-in $\{c(x)\}$, from column c(x-1), are (the plus sign indicates addition not OR).

Each product term, p(x), is formed by AND gates and collection of product terms needed for the multiplier. By adding appropriate p term outputs, the multiplier output equations are realized, as shown in figure.

4X 4 Array Multiplier:

	a3b2	a3b1 a2b2	a3 <u>b3</u> a3b0 a2b1 a1b2	a2 b2 a2b0 a1b1 a0b2	a1 b1 a1b0 a0b1	a0 <u>b0</u> a0b0
a3b3	a2b3	a1b3	a0b3			
о7	об	о5	o4	о3	o2	o1
a0b0 = p a1b0 = p a0b1 = p a2b0 = p	50 51 52 53		a1b2 = a0b3 = a3b1 = a2b2 =	p8 p9 p10 p11		

a1b1 = p4	a1b3 = p12
a0b2 = p5	a3b2 = p13
a3b0 = p6	a2b3 = p14
a2b1 = p7	a3b3 = p15

Truth Table:

А	В	A X B
0	0	0
0	1	0
1	0	0
1	1	1

Program:

module mmmm(m,a,b);

input [3:0]a; input [3:0]b; output [7:0]m; wire [15:0]p; wire [12:1]s; wire [12:1]c;

and(p[0],a[0],b[0]); and(p[1],a[1],b[0]); and(p[2],a[0],b[1]); and(p[3],a[2],b[0]); and(p[4],a[1],b[1]); and(p[5],a[0],b[2]); and(p[6],a[3],b[0]); and(p[7],a[2],b[1]); and(p[8],a[1],b[2]); and(p[9],a[0],b[3]); and(p[10],a[3],b[1]); and(p[11],a[2],b[2]); and(p[12],a[1],b[3]); and(p[13],a[3],b[2]); and(p[14],a[2],b[3]); and(p[15],a[3],b[3]); half ha1(s[1],c[1],p[1],p[2]); half ha2(s[2],c[2],p[4],p[3]); half ha3(s[3],c[3],p[7],p[6]);

full fa4(s[4],c[4],p[11],p[10],c[3]); full fa5(s[5],c[5],p[14],p[13],c[4]); full fa6(s[6],c[6],p[5],s[2],c[1]); full fa7(s[7],c[7],p[8],s[3],c[2]); full fa8(s[8],c[8],p[12],s[4],c[7]); full fa9(s[9],c[9],p[9],s[7],c[6]);

half ha10(s[10],c[10],s[8],c[9]); full fa11(s[11],c[11],s[5],c[8],c[10]); full fa12(s[12],c[12],p[15],s[5],c[11]);

buf(m[0],p[0]); buf(m[1],s[1]); buf(m[2],s[6]); buf(m[3],s[9]); buf(m[4],s[10]); buf(m[5],s[11]); buf(m[6],s[12]); buf(m[7],c[12]);

endmodule

module half(s,co,x,y); input x,y; output s,co; //Instatiate primitive gates xor (s,x,y); and (co,x,y); endmodule

//Description of Full Adder module full(s,co,x,y,ci); input x,y,ci; output s,co; wire s1,d1,d2; //Outputs of first XOR and AND gates //Instantiate Half Adder half ha_1(s1,d1,x,y); half ha_2(s,d2,s1,ci); or or_gate(co,d2,d1); endmodule

Logic Diagram:



Wave Form:

Mour				44	4.3			
1000 pe			400			500		600
1000 115								
🆽 🚮 m[7:0]	36				31	<u>;</u>		
🗉 😽 a(3:0)	6				6			
🖬 🚮 b[3:0]	6				6			

RESULT:

Thus an array multiplier circuit for 4 inputs and 8 outputs using VHDL is designed and the output is verified.

Design of Multipliers

2. BRAUN MULTIPLIER REALIZATION IN VERILOG HDL

Aim:

To design the Braun multiplier in verilog HDL

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

The entire partial product A.bk are computed in parallel, and then collected through a cascaded array of carry save order. At the bottom of the array, an adder is used to convert the carry save from the required form of output.

Completion time is fixed by the depth of the array, and by the carry propagation characteristics of the adder. In multiplier is suited only to positive operands.

4 X 4 Braun Multiplier:

			a3	a2	a1	a0
			<u>b3</u>	b2	b1	b0
			a3b0	a2b0	a1b0	a0b0
		a3b1	a2b1	alb1	a0b1	
	a3b2	a2b2	a1b2	a0b2		
a3b3	a2b3	a1b3	a0b3			
о7	06	о5	o4	о3	o2	o1
a0b0 = p	00		a1b2 =	p8		
a1b0 = p	b 1		a0b3 =	p9		
a0b1 = p	b 2		a3b1 =	p10		
a2b0 = p	53		a2b2 =	p11		
a1b1 = p	04		a1b3 =	p12		
a0b2 = p	5		a3b2 =	p13		
a3b0 = p	6		a2b3 =	p14		
a2b1 = p	o7		a3b3 =	p15		

Truth Table:

А	В	A X B
0	0	0
0	1	0
1	0	0
1	1	1

Logic Diagram:



Wave Form:



RESULT:

Thus an Braun multiplier in verilog HDL is designed and the output is verified.

Design of Counters

1. RIPPLE COUNTER REALIZATION IN VERILOG HDL

Aim:

To realize an asynchronous ripple counter in Verilog

Apparatus required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

In a ripple counter, the flip-flop output transition serves as a source for triggering other flip-flops. In other words, the Clock Pulse inputs of all flip-flops (except the first) are triggered not by the incoming pulses, but rather by the transition that occurs in other flip-flops. A binary ripple counter consists of a series connection of complementing flip-flops (JK or T type), with the output of each flip-flop connected to the Clock Pulse input of the next higher-order flip-flop. The flip-flop holding the LSB receives the incoming count pulses. All J and K inputs are equal to 1. The small circle in the Clock Pulse /Count Pulse indicates that the flip-flop complements during a negative-going transition or when the output to which it is connected goes from 1 to 0. The flip-flops change one at a time in rapid succession, and the signal propagates through the counter in a ripple fashion. A binary counter with reverse count is called a binary down-counter. In binary down-counter, the binary count is decremented by 1 with every input count pulse.

Procedure:

- 1. The 4 bit asynchronous ripple counter circuit is designed.
- 2. The Verilog Module Source for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

//Structural description of Ripple Counter

module ripplecounter(A0,A1,A2,A3,COUNT,RESET); **output** A0,A1,A2,A3; **input** COUNT,RESET; //**Instantiate** Flip-Flop FF F0(A0,COUNT,RESET); FF F1(A1,A0,RESET); FF F2(A2,A1,RESET); FF F3(A3,A2,RESET); **endmodule**

//Description of Flip-Flop

module FF(Q,CLK,RESET);
output Q;
input CLK,RESET;
reg Q;
always @(negedge CLK or negedge RESET)
if(~RESET)
Q=1'b0;
else
Q=(~Q);
endmodule

//Stimulus for testing Ripple Counter

module simulation; reg COUNT; reg RESET; wire A0,A1,A2,A3;

//Instantiate Ripple Counter

ripplecounter rc_t(A0,A1,A2,A3,COUNT,RESET); **always** #5 COUNT=~COUNT; **initial begin** COUNT=1'b0; RESET=1'b0; #10 RESET=1'b1; **end endmodule**

LOGIC DIAGRAM: 4-Bit Ripple Counter:



TRUTH TABLE:

COUNT	A0	A1	A2	A3
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1

Waveform of ripple counter:

Now: 1000 ns		0	21 200	4.2		40 	0				6()0			8()0		
<mark>ð</mark> AO	1					\prod	\prod	\prod	\prod	\prod			\prod					
o <mark>ll</mark> A1	0																	
<mark>o</mark> A2	1																	
<mark>o</mark> A3	0																	
👌 RESET	1																	
oll count	0																	

Testbenchwaveform of ripple counter:

End Time: 1000 ns		100 	300 I	500 I I	700 I I	900 I I
川 COUNT	O					
川 RESET	1					
}. ∣ AO	O					
∖. A1	O					
∖. A2	O					
∖.] A3	0					

LOGIC DIAGRAM:

MOD-10 Ripple Counter:



TRUTH TABLE:

COUNT	A0	A1	A2	A3
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	0	0	0

/Structural description of MOD10 Counter

module MOD10(A0,A1,A2,A3,COUNT);
output A0,A1,A2,A3;
input COUNT;
wire RESET;
//Instantiate Flip-Flop
FF F0(A0,COUNT,RESET);
FF F1(A1,A0,RESET);
FF F2(A2,A1,RESET);
FF F3(A3,A2,RESET);
//Instantiate Primitive gate
nand (RESET,A1,A3);
endmodule

//Description of Flip-Flop

module FF(Q,CLK,RESET); output Q; input CLK,RESET; reg Q=1'b0; always @(negedge CLK or negedge RESET) if(~RESET) Q=1'b0; else Q=(~Q); endmodule //Stimulus for testing MOD10 Counter module simulation; reg COUNT; wire A0,A1,A2,A3; //Instantiate MOD10 Counter MOD10 MOD10_TEST(A0,A1,A2,A3,COUNT); always #10 COUNT=~COUNT; initial begin COUNT=1'b0; end endmodule

Waveform of mod 10:



Testbenchwaveform of mod 10:

End Time: 1000 ns		100	300 I	45	500	700	900 I
📙 COUNT	0						
<mark>}. </mark> AO	0						
<mark>}.∥</mark> A1	0						
<mark>≬ll</mark> A2	0						
<mark>≬]</mark> A3	O						



TRUTH TABLE:

COUNT	A0	A1	A2	A3
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	0	0

//Structural description of MOD12 Counter

module MOD12(A0,A1,A2,A3,COUNT);
output A0,A1,A2,A3;
input COUNT;
wire RESET;
//Instantiate Flip-Flop
FF F0(A0,COUNT,RESET);
FF F1(A1,A0,RESET);
FF F2(A2,A1,RESET);
FF F3(A3,A2,RESET);
//Instantiate Primitive gates
nand (RESET,A2,A3);
endmodule

//Description of Flip-Flop

module FF(Q,CLK,RESET);
output Q;
input CLK,RESET;
reg Q=1'b0;
always @(negedge CLK or negedge RESET)
if(~RESET)
Q=1'b0;
else
Q=(~Q);
endmodule

//Stimulus for testing MOD12 Counter

module simulation; reg COUNT; wire A0,A1,A2,A3; //Instantiate MOD12 Counter MOD12 MOD12_TEST(A0,A1,A2,A3,COUNT); always #10 COUNT=~COUNT; initial begin COUNT=1'b0; end endmodule

Waveform of mod 12 counter :

Now: 1000 ns		0	20	00	4(00	6	00	80	10		
31 A0	1											
31 A1	0											
31 A2	1											
6 1 A3	0											
🗉 🚮 PERIOD[31:0]	3		32'h00000C8									
DUTY_CYCLE	0.5		0.5									
🗉 🚮 OFFSET[31:0]	3		32h0000000									
ount 🕄	0											

Testbenchwaveform of mod 12 counter:

End Time: 500 ns		100	300	
📙 COUNT	0			
🚺 AO	0			
🚺 A1	0			
A2	0			
🔰 A3	0			

RESULT:

Thus the ripple counter is designed in Verilog HDL and the output is verified.

Date :

Design of Counters

2. RING COUNTER REALIZATION IN VERILOG HDL

AIM:

To realize a ring counter in Verilog and VHDL.

Apparatus required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

A ring counter is a circular shift register with only one flip-flop being set at ay particular time; all others are cleared. The single bit is shifted from one flip-flop tot the other to produced the sequence of timing signals.

Procedure:

- 1. The 4 bit ring counter circuit is designed.
- 2. The Verilog Module Source for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

Binary Ring Counter Design in Verilog

```
module my_ringcntvlog (q,clk,reset);
output [0:3]q;
input clk,reset;
reg [0:3] q;
always @ (negedge clk or reset)
begin
      if (~reset)
            q = 4'b 1000;
      else if (reset)
      begin
            q[0] <= q[3];
            q[1] \le q[0];
            q[2] <= q[1];
            q[3] <= q[2];
      end
end
endmodule
```

Logic Diagram:



Truth Table:

Inj	out		Output					
Clk	Reset	Qa	Qb	Qc				
1	1	1	0	0				
1	0	0	1	0				
1	0	0	0	1				
1	0	1	0	0				
1	0	0	1	0				

Waveforms



Waveform of ring counter:

Now				34	0.5						
1000 ns		0	20	00 	41	00 	60 	00 	8	D0	
🗖 🚮 q[0:3]	4'h2	(4'h8)	4'h4	4'h2		4'	h1		4'h8		
<mark>ð]</mark>] [0]	0										
<mark>ð,1</mark> [1]	0										
ð, [[2]	1										
<mark>ð[</mark>] [3]	0										
🚮 cik	1										
🎝 reset	1										
🗉 🚮 PERIOD[31:0]	3					32'h00	0000C8				
🗉 😽 OFFSET[31:0]	3					32'h00	000000				
DUTY_CYCLE	0.5					0	.5				

Test bench waveform of ring counter:



RESULT:

Thus the ring counter is designed in Verilog HDL and the output is verified.

Aim:

Realize the parity generator in Verilog HDL

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator;

Theory:

Random numbers for polynomial equations are generated by using the shift register circuit. The random number generator is nothing but the Linear Feedback Shift Register(LFSR). The shift registers are very helpful and versatile modules that facilitate the design of many sequential circuits whose design may otherwise appear very complex. In its simplest form, a shift register consists of a series of flip-flops having identical interconnection between two adjacent flip-flops. Two such registers are shift right registers and the shift left registers. In the shift right register, the bits stored in the flip-flops shift to the right when shift pulse is active. Like that, for a shift left register, the bits stored in the flip-flops shift left when shift pulse is active. In the shift registers, specific patterns are shifted through the register. There are applications where instead of specific patterns, random patterns are more important. Shioft registers can also built to generate such patterns , which are pseudorandom in nature. Called Linear Feedback Shift Registers (LFSR's), these are very useful for encoding and decoding the error control codes. LFSRs used as a generators of pseudorandom sequences have proved externally useful in the area of testing of VLSI chips.

Circuit diagram:



Verilog code

module (y,clk); output y; input clk; wire [1:0]q; wire a; dff df1(q[0],a,clk); dff df2(q[1],q[0],clk; dff df3(y,q[1],clk); xor(a,y,q[1]); endmodule

module dff(q,d,clk); output q; input clk; input d,clk; reg q=1'b0; always@(posedge clk) q=#5d; endmodule

Waveform of prbs:

Now: 1000 ns		0	20	0	4(0	60	00	80	0	
<mark>ð</mark> Ny	1										
olk 👔	Q										
🗄 👌 PERIOD(31:0)	3		32\h000000C8								
👌 DUTY_CYCLE	0.5		0.5								
🛙 👌 OFFSET(31:0)	3		32%0000000								

End Time: 1000 ns		100 	300 	500	700	900
<mark>) I</mark> cik	Û					
<mark>≬I</mark> y	Û					

RESULT:

Thus the parity generator is designed in Verilog HDL and the output is verified.

Date :

Aim:

Realize the accumulator in Verilog HDL

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator

Theory:

An accumulator differs from a counter in the nature of the operands of the add and subtract operation:

• In a counter, the destination and first operand is a signal or variable and the other operand is a constant equal to 1: $A \le A + 1$.

• In an accumulator, the destination and first operand is a signal or variable, and the second operand is either:

• A signal or variable: $A \le A + B$

• A constant not equal to 1: $A \le A + Constant$

An inferred accumulator can be up, down or updown. For an updown accumulator, the accumulated data may differ between the up and down mode:

... if updown = '1' then $a \le a + b$; else $a \le a - c$;

Procedure:

- 1. the accumulator circuit is designed.
- 2. The Verilog Module Source for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

Program:

module accum (C, CLR, D, Q); input C, CLR; input [3:0] D; output [3:0] Q; reg [3:0] tmp;

always @(posedge C or posedge CLR) begin if (CLR) tmp = 4'b0000;

```
else

tmp = tmp + D;

end

assign Q = tmp;

endmodule
```

Circuit diagram:



Wave form of accumulator :

Now		329.1										
1000 ns		D	I	200 	1	400 		61)0 	8	00 	I
🗖 😽 Q[3:0]	4'h4		4'h0		ý.	4'h4		4'h) X		4'h0	
<mark>ø]]</mark> [3]	0											
6 [][2]	1											
<mark>ð</mark>]] [1]	0											
<mark>ð</mark>]] [0]	0											
PERIOD[31:0]	3						32'h00	000008				
DUTY_CYCLE	0.5						0	1.5				
OFFSET[31:0]	3		32%0000000									
GLR	0											
ði c	1											
🗖 😽 D[3:0]	4'h4	(4'h0	(4'h8	X	4'h4	X	4"h8	Х	4'hA	Х	41
<mark>ø]]</mark> [3]	0											
6 [][2]	1											
<mark>ø]</mark> [1]	0											
<mark>ð]</mark>] [0]	0											

Testbenchwaveform of accumulator:

End Time: 1000 ns			100	300 I	500	700 I	900
្រាល	0						
CLR CLR	0						
🖃 📈 D[3:0]	4'hD	(4'h0)	4'h7	4"hC	X 4'h6	4'hC	X 4"r
3. D[3]	1						
🕕 D[2]	1						
D[1]	0						
[0]C 📙	1			1			
🖃 💦 Q[3:0]	4'h0				4'h0		
∖ ¶ Q[3]	0						
∖] Q[2]	0						
∖]] Q[1]	0						
<mark>ໄ]ໄ</mark> ດ[0]	0						

RESULT:

Thus the logic circuit for the Accumulator is designed in Verilog HDL and the output is verified.

Design of Decoder

Aim:

Realize the 3 to 8 Decoder in Verilog HDL.

Apparatus Required:

Synthesis tool: Xilinx ISE. Simulation tool: ModelSim Simulator.

Theory:

A decoder is a combinational circuit that converts binary information from 'n' input lines to a maximum of 2^n unique output lines. It performs the reverse operation of the encoder. If the n-bit decoded information has unused or don't-care combinations, the decoder output will have fewer than 2^n outputs. The decoders are represented as n-to-m line decoders, where $m \le 2^n$. Their purpose is to generate the 2^n (or fewer) minterms of n input variables. The name decoder is also used in conjunction with some code converters such as BCD-to-seven-segment decoders. Most, if not all, IC decoders include one or more enable inputs to control the circuit operation. A decoder with an enable input can function as a demultiplexer.

Procedure:

- 1. The decoder circuit is designed and the Boolean function is found out.
- 2. The Verilog Module Source for the circuit is written.
- 3. It is implemented in Model Sim and Simulated.
- 4. Signals are provided and Output Waveforms are viewed.

Decoder using verilog code

module my_decodr(d,x); output [0:7] d; input [0:2] x; wire [0:2] temp; not n1(temp[0],x[0]); not n2(temp[1],x[1]);not n3(temp[2],x[2]);and aO(d[0],temp[0],temp[1],temp[2]);and a1(d[1],temp[0],temp[1],x[2]); and a2(d[2],temp[0],x[1],temp[2]); and a3(d[3],temp[0],x[1],x[2]); and a4(d[4],x[0],temp[1],temp[2]); and a5(d[5],x[0],temp[1],x[2]); and a6(d[6],x[0],x[1],temp[2]); and a7(d[7],x[0],x[1],x[2]); endmodule

Logic diagram:



<u>Truth Table:</u>

	OUTPUTS					
D _{IN}	Х	Y	D_0	\mathbf{D}_1	D_2	D_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Waveform:



RESULT:

Thus the logic circuit for the 3 to 8 decoder is designed in Verilog HDL and the output is verified.