|
#3
10th December 2015, 02:27 PM
| |||
| |||
| Re: Question papers of Mumbai university electronics engineering
As you asking for the question paper of the Mumbai university Electronic Engineering subject VLSI the question paper is as follow: Analog circuits design is difficult as compared to Digital circuit design. Justify. Read Asked : 1 Marks : 5 Related (1) ∨ Answer (1) ∨ Note Add to list 2 Explain electro migration effect in an Inter connect. Read Asked : 1 Marks : 5 Related ∨ Answer (3) ∨ Note Add to list 3 Draw and explain trench capacitor and stacked capacitor structure of DRAM cell. Read Asked : 1 Marks : 5 Related ∨ Answer ∨ Note Add to list 4 Write verilog code for 8-bit counter. Read Asked : 1 Marks : 5 Related ∨ Answer ∨ Note Add to list 5 Draw the circuit using propagate and generate term for 4-bit CLA network. in each of the following (i) nFET logic (ii) Pseudo nMos logic. Read Asked : 1 Marks : 10 Related ∨ Answer ∨ Note Add to list 6 Give and explain the capacitances associated with an interconnect and explain how propagation of signal depends upon the distributed RC effect. Read Asked : 1 Marks : 10 Related ∨ Answer ∨ Note Add to list 7 The storage capacitor in a DRAM has a value of CS = 55 fF. The circuitary restricts the capacitor voltage to a value of Vmax = 3.5 V; When the access transistor is off, the leakage current of the cell is estimated to be 75 nA. (i) How many electrons can be stored on CSUN(S (ii) How many fundamental charge unit q leave the cell in 1 second due to leakage current?   |